Cover of Logic synthesis and verification algorithms

Logic synthesis and verification algorithms

by Gary D. Hachtel

1996 564 pages eng

Logic Synthesis and Verification Algorithms blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. Through the study of optimal two-level and multilevel combinational circuit design, the re…

Read online

Reader not loading? Open it on Archive.org instead.